

**Amendments to the Claims**

1. (CURRENTLY AMENDED) A LC-Display with n gate drivers (~~GD~~) and a source drivers (~~SD~~) for driving a Display with dots arranged in x rows (~~R<sub>x</sub>~~) and y columns (~~C<sub>y</sub>~~), the gate driver (~~GD<sub>n</sub>~~) has several output stages (~~OUT<sub>x</sub>~~) for driving the gate lines (~~GL<sub>y</sub>~~) of the display, characterised in that, an additional voltage line (~~V<sub>Lclean</sub>~~) is provided, which is coupled to the output stages (~~OUT<sub>x</sub>~~) of the gate driver (~~GD<sub>n</sub>~~).
2. (CURRENTLY AMENDED) Display as claimed in claim 1, whereas the output stage is provided with a PMOS and two NMOS transistors and the PMOS transistor (~~MP1~~) is arranged between the supply line V<sub>H</sub> and the output (~~OUT<sub>x</sub>~~) of the output stage and the first NMOS transistor M<sub>N1</sub> is arranged between the supply line (~~V<sub>L</sub>~~) and the output (~~OUT<sub>x</sub>~~) of the output stage and the second NMOS transistor (~~M<sub>N2</sub>~~) is arranged between the supply line (~~V<sub>Lclean</sub>~~) and the output (~~OUT<sub>x</sub>~~) of the output stage.
3. (CURRENTLY AMENDED) Display as claimed in claim 1, whereas the additional supply line (~~V<sub>Lclean</sub>~~) is routed over a separate track from V<sub>L</sub>-potential.
4. (CURRENTLY AMENDED) Display as claimed in claim 1, whereas the track of the supply line (~~V<sub>L</sub>~~) and the track of the supply line (~~V<sub>Lclean</sub>~~) are coupled to the same supply level.
5. (CURRENTLY AMENDED) Display as claimed in claim 1, whereas the track of the supply line (~~V<sub>L</sub>~~) and the track of the *supply* line (~~V<sub>Lclean</sub>~~) are connected together in a location where the track impedance to the supply circuit's output is low.
6. (CURRENTLY AMENDED) Method for driving a display with n gate drivers (~~GD<sub>n</sub>~~) and at least one source driver (~~SD~~), whereas dots are arranged in x rows (~~R<sub>x</sub>~~) and y columns (~~C<sub>y</sub>~~), the gate driver (~~GD<sub>n</sub>~~) has several output stages (~~OUT<sub>x</sub>~~) for driving gate lines (~~GL<sub>y</sub>~~) of the display and a capacitance (~~C<sub>st</sub>~~) of the selected gate line (~~GL<sub>y</sub>~~) is connected to the previous gate line (~~GL<sub>y1</sub>~~) characterised in that, an

additional supply line (~~V<sub>le</sub>~~) of the output stage for row (~~G<sub>Ly</sub>~~) is activated when the row (~~G<sub>Ly</sub>+1~~) is activated.

7. (CURRENTLY AMENDED) Method for driving a display with n gate drivers (~~G<sub>D</sub>~~) and a source driver (~~S<sub>D</sub>~~), whereas dots are arranged in x rows (~~R<sub>x</sub>~~) and y columns (~~C<sub>y</sub>~~), the gate driver (~~G<sub>Dn</sub>~~) has several output stages (~~OUT<sub>x</sub>~~) for driving the gate lines (~~G<sub>Ly</sub>~~) of the display and a capacitance (~~C<sub>st</sub>~~) of the selected gate line (~~G<sub>Ly</sub>~~) is connected to the next gate line (~~G<sub>Ly</sub>+1~~), characterised in that, an additional supply line (~~V<sub>le</sub>~~) of the output stage for row (~~G<sub>Ly</sub>~~) is activated when (~~G<sub>Ly</sub>+1~~) is activated.